지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2019.5
- 수록면
- 1,303 - 1,308 (6page)
이용수
초록· 키워드
오류제보하기
The type-3 phase-locked loop (PLL) is a promising technique for synchronization in grid-connected application, which can offer the zero frequency/phase error when inputting ramp-change-frequency signal. Inspired from the idea of this technique, this paper proposes a new speed estimation scheme based on type-3 PLL for linear induction motor (LIM) speed-sensorless drive system. The basic contents about the type-3 PLL-based scheme are firstly presented. Since the harmonic components and amplitude mismatch lead to the performance degradation of the type-3 PLL-based scheme, some adjustments have been made to achieve the performance improvement of speed estimation. With the assistance of the small-signal model, the dynamic response of the type-3 PLL-based scheme is analyzed minutely. In addition, the comparison results with the conventional PLL-based scheme are included. The performance of the proposed scheme is verified through the experimental tests.
목차
Abstract
I. INTRODUCTION
II. ELECTROMOTIVE FORCE MODEL OF THE LIM
III. TPYE-3 PLL BASED SPEED ESTIMATION SCHEME
IV. EXPERIMENTAL RESULTS
V. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Benchmarking of Small-signal Dynamics of single-phase PLLs
ICPE(ISPE)논문집
2015 .06
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회 학술대회 논문집
2017 .11
-
Double-PLL을 이용한 홀 센서 기반 PMSM 제어의 위치 추정 성능 개선
전력전자학회논문지
2017 .06
-
실시간 시뮬레이션 시스템을 이용한 PLL 설계
Proceedings of KIIT Conference
2018 .06
-
Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
JOURNAL OF POWER ELECTRONICS
2017 .01
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회논문지
2018 .08
-
Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL
JOURNAL OF POWER ELECTRONICS
2017 .09
-
Dynamics Assessment of Grid-Synchronization Algorithms for Single-Phase Grid-Connected Converters
ICPE(ISPE)논문집
2015 .06
-
A Hybrid Filtering Stage Based Quasi-type-1 PLL under Distorted Grid Conditions
JOURNAL OF POWER ELECTRONICS
2017 .05
-
Benchmarking of Phase Locked Loop based Synchronization Techniques for Grid-Connected Inverter Systems
ICPE(ISPE)논문집
2015 .06
-
CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
Journal of Electromagnetic Engineering And Science
2017 .04
-
Study on Low-jitter and Low-power PLL Architectures for Mobile Audio Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .12
-
Performance Evaluations of Four MAF-Based PLL Algorithms for Grid-Synchronization of Three-Phase Grid-Connected PWM Inverters and DGs
JOURNAL OF POWER ELECTRONICS
2016 .09
-
계통연계형 단상 태양광 인버터 PLL 분석
대한전기학회 학술대회 논문집
2019 .07
-
주파수 변동시 불평형 전압에 강인한 DSC-PLL 설계 연구
전기학회논문지
2018 .11
-
High Performance CMOS Charge Pumps for Phaselocked Loop
Transactions on Electrical and Electronic Materials
2015 .01
-
A Robust PLL Technique using a Digital Lock-In Amplifier under the Non-Sinusoidal Grid Conditions
ICPE(ISPE)논문집
2019 .05
-
New Configuration of a PLDRO with an Interconnected Dual PLL Structure for K-Band Application
Journal of Electromagnetic Engineering And Science
2017 .07
-
DC 오프셋 제거 성능을 갖는 단상 PLL 설계
전기학회논문지
2024 .12
-
94 GHz SiGe BiCMOS PLL의 고온 특성 평가 및 분석
한국전자파학회논문지
2023 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0